The need for ultra low-power, area efficient and high speed analog-to-digital 
I. INTRODUCTION
COMPARATOR is one of the fundamental building blocks in most analog -to-digital converters (ADCs). Many high-speed ADCs, such as flash ADCs, require high-speed, low-power co mparators with small chip area. High-speed comparators in ultra deep sub micro meter (UDSM) CMOS technologies suffer fro m low supply voltages especially when considering the fact that threshold voltages of the devices have not been scaled at the same pace as the supply voltages of the moder n CMOS processes [1] . Hence, designing high-speed comparators is more challenging when the supply voltage is smaller. In other words, in a given technology, to achieve high speed, larger transistors are required to compensate the reduction of supply voltage, which also means that more die area and power is needed. Besides, low-voltage opera-tion results in limited common -mode input range, which is important in many high-speed ADC architectures, such as flash ADCs. Many techniques, such as supply boosting methods [2] , [3] , techniques employing body-driven transistors [4] , [5] , current-mode design [6] and those using dual-oxide processes, which can handle higher supply voltages have been developed to meet the low-voltage design challenges. Boosting and bootstrapping are two techniques based on augmenting the supply, reference, or clock voltage to address input-range and switching problems. These are effective techniques, but they introduce reliability issues especially in UDSM CM OS technologies. Body-driven technique adopted by Blalock [4] , removes the threshold voltage requirement such that body driven MOSFET operates as a depletion-type device. Based on this approach, in [5] , a 1-bit quantizer for sub-1V modulators is proposed. Despite the advantages, the body driven transistor suffers fro m s maller transconductance (equal to gmb of the transistor) compared to its gate-driven counterpart while special fabrication process, such as deep n-well is required to have both nMOS and pMOS transistors operate in the body -driven configuration. Apart fro m technological modificat ions, developing new circuit structures which avoid stacking too many transistors between the supply rails is preferable for low-voltage operation, especially if they do not increase the circuit complexity. In [7] -[9], additional circuitry is added to the conventional dynamic co mparator to enhance the comparator speed in low supply voltages. The proposed comparator of [7] works down to a supply voltage of 0.5 V with a maximu m clock frequency of 600 M Hz and consumes 18 μW. Despite the effectiveness of this approach, the effect of component mis match in the additional circuit ry on the performance of the comparator should be considered. The structure of double -tail dynamic co mparator first proposed in [10] is based on designing a s eparate input and cross coupled stage. This separation enables fast operation over a wide common-mode and supply voltage range [10] .
In this paper, a comprehensive analysis about the delay of dynamic co mparators has been presented for various archite ctures. Furthermore, based on the double-tail structure proposed in [10], a new dynamic co mparator is presented, which does not require boosted voltage or stacking of too many transistors. Merely by adding a few min imu m-size transistors to the conventional double-tail dynamic co mparator, latch delay time is profoundly reduced. This modification also results in considerable power savings when compared to the conventional dynamic comparator and double -tail co mparator. The rest of this paper is organized as follows. Section II investigates the operation of the conventional clocked regenerative comparators and the pros and cons of each structure are discussed. Delay analysis is also presented and the analytical expressions for the delay of the co mparators are derived. The proposed comparator is presented in Section III. Section IV discusses the design issues. Simulat ion results are addressed in Section V, followed by conclusions in Section VI . 
I .a. conventional dynamic comparator
The schematic diagram of the conventional dynamic co mparator widely used in A/D converters, with high input impedance, rail-to-rail output swing, and no static power consumption is shown in Fig. 1 [1] , [17] . The operation of the comparator is as follows. During the reset phase when CLK = 0 and Mtail is off, reset transistors (M7-M8) pull both output nodes Outn and Outp to VDD to define a start condition and to have a v alid logical level during reset. In the comparison phase, when CLK = VDD, transistors M7 and M8 are off, and Mtail is on. Output voltages (Outp, Outn), wh ich had been precharged to VDD, start to discharge with different discharging rates depending on the corresponding input voltage (INN/INP). Assuming the case where VINP > VINN, Outp discharges faster than Outn, hence when Outp (discharged by transistor M2 drain current), falls down to VDD-|Vthp| before Outn (discharged by transistor M1 drain current), the corresponding pMOS transistor (M5) will turn on initiating the latch regeneration caused by back-to-back inverters (M3, M 5, and M4, M 6). Thus, Outn pulls to V DD and Outp discharges to ground. If VINP < VINN, the circu its works vice versa. As shown in Fig. 2 , the delay of this comparator is co mprised of two t ime delays, t0 and tlatch. The delay t0 represents the capacitive discharge of the load capacitance CL until the first p-channel transistor (M5/M6) turns on. In case, the voltage at node INP is bigger t han INN (i.e., VINP > VINN), the drain cu rrent of transistor M2 (I2) causes faster discharge of Outp node compared to the Outn node, which is driven by M1 with s maller current. Consequently, the discharge delay (t0) is given by ……………………. (1) In (1), since I2 = Itail/2 + _ Iin = Itail/ 2 + g m1,2_ Vin, fo r small differential input (_ Vin), I2 can be approximated to be constant and equal to the half of the tail current. The second term, t latch, is the latching delay of t wo cross coupled inverters. It is assumed that a voltage swing of Vout = VDD/2 has to be obtained from an init ial output voltage difference _V0 at the falling output (e.g., Outp). Half o f the supply voltage is considered to be the threshold voltage of the comparator following inverter or SR latch [17] . Hence, the latch delay time is given by, [18] where g m,eff is the effective transconductance of the back-to back inverters. In fact, this delay depends, in a logarith mic manner, on the initial output voltage difference at the beginning of the regeneration (i.e., at t = t0). Based on (1), _ V0 can be calculated fro m (3)
The current difference, _Iin = |I1 − I2|, between the branches is much smaller than I1 and I2. Thus, I1 can be approximated by Itail/ 2 and (3) can be rewritten as ……………….. (4) In principle, this structure has the advantages of high input impedance, rail-to-rail output swing, no static power consumption and good robustness against noise and mismatch [1] . Due to the fact that parasitic capacitances of input transistors do not directly affect the switching speed of the output nodes, it is possible to design large input transistors to minimize the offset. The disadvantage, on the other hand, is the fact that due to several stacked transistors, a sufficiently high supply voltage is needed for a proper delay time. The reason is that, at the beginning of the decision, only transistors M3 and M4 of the latch contribute to the positive feedback until the voltage level of one output node has dropped below a level small enough to turn on transistors M5 or M6 to start complete regeneration. At a low supply voltage, this voltage drop only contributes a small gate-source voltage for transistors M3 and M4, where the gate source voltage of M5 and M6 is also small; thus, the delay time of the latch becomes large due to lower transconductances. Another important drawback of this structure is that there is only one current path, via tail transistor M tail, which defines the current for both the differential amplifier and the latch (the cross-coupled inverters). While one would like a s mall tail current to keep the differential pair in weak inversion and obtain a long integration interval and a better Gm/I ratio, a large tail current would be desirable to enable f ast regeneration in the latch [10] . Besides, as far as M tail operates mostly in triode region, the tail current depends on input common-mode voltage, which is not favorable for regeneration. In other words, unlike conventional double-tail dynamic co mparator, in which _ Vfn/fp is just a function of input transistor transconductance and input voltage difference (9), in the proposed structure as soon as the comparator detects that for instance node fn discharges faster, a PMOS transistor (Mc1) turns on, pulling the other node fp back to the V DD .Therefore by the time passing, the difference between fn and fp (_ Vfn/fp) increases in an exponential manner, lead ing to the reduction of latch regeneration time. 
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ii) It has a small Band gap when n -m = 3i
iii) Semiconducting when n -m ≠ 3i .
The chiral angle is used to separate carbon nano tubes into three classes differentiated by their electronic properties:
Arm chair (n = m, Ɵ= 30°), Zigzag (m = 0, n > 0, Ɵ = 0°), Chiral (0 < |m| < n, 0 < Ɵ < 30°). Table: 
I. E Comparison between MOSFET & CNTFET:
(i) In case of Si-MOSFET switching occurs by altering the channel resistivity but for CNTFET switching occurs by the modulation of contact resistance.
(ii) CNTFET is capable of delivering three to four times higher d rive currents than the Si MOSFETs at an overdrive of 1 V.
(iii) CNTFET has about four times higher transconductance in comparison to MOSFET. 
II.SIMULATION RES ULTS
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In order to co mpare the proposed comparator with the conventional and double -tail dynamic co mparators, all circu its have been simulated in a 32n m CM OS technology with V DD = 1.2V. 
III. FUT URE SCOPE
The CNTFET model can be imp lemented in any digital circuit for both combinational and sequential. Reliability, cost and performance issues have to be addressed. Current limitations in the design technology make the proposed model difficult to manufacture.
IV. CONCLUS ION
In this paper, we presented a comprehensive delay analysis for clocked dynamic co mparators and expressions were derived. Two common structures of conventional dynamic comparator and conventional double -tail dynamic co mparators were analyzed. Also, based on theoretical analyses, a new dynamic comparator with low-voltage low-power capability was proposed in order to improve the performance of the comparator. Post -layout simulat ion results in 0.032-μm CM OS technology, CNTFET confirmed that the delay and energy per conversion of the proposed comparator is reduced to a great extent in co mparison with the conventional dynamic co mparator and double -tail co mparator. According to results obtained for mosfet and cntfet the cntfet is 90-94 % efficiency in terms of power and delay. 
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